Field-programmable gate array - PDFSEARCH.IO - Document Search Engine

Field-programmable gate array
Results: 1389

#	Item
641	Accelerating Automated Trading We first covered FPGAs in the second issue of AT1 and it’s a topic we’ve revisited on a number of subsequent occasions2. Here, David Buechner, Vice President, Impulse Add to Reading List Source URL: www.automatedtrader.net Language: English - Date: 2010-10-21 10:02:07 Fabless semiconductor companies C programming language Impulse C Reconfigurable computing Electronic design automation Field-programmable gate array Xilinx Stream processing Mentor Graphics Electronic engineering Computing Electronics
642	Online Class Schedule by Course Important Notice: 1. Class Schedule list below is as of Feb 12, [removed]Class dates are subject to change due to low enrollment. Please contact your local training representative if you h Add to Reading List Source URL: www.xilinx.com Language: English - Date: 2015-02-12 08:00:08 Hardware description languages Field-programmable gate array Simulink Xilinx Verilog MATLAB Embedded system MathWorks Software Computing Electronic engineering
643	Xilinx Training Course Listing Effective October 1, 2014 ! E Add to Reading List Source URL: www.xilinx.com Language: English - Date: 2014-09-15 13:27:09 Reconfigurable computing Xilinx Field-programmable gate array MicroBlaze Logic synthesis Application-specific integrated circuit Soft microprocessor Embedded system CPU design Electronic engineering Electronics Digital electronics
644	C-based High Level Synthesis and Verification Tool Set for ASIC・FPGA C-based Design Enables Higher Design Efficiency, Lower Area and Higher Performance of Your Chip (compared to RTL-based design) Add to Reading List Source URL: www.nec.com Language: English - Date: 2012-12-26 01:09:09 Hardware verification languages Logic design SystemC High-level synthesis Logic synthesis VHDL Verilog Field-programmable gate array Logic simulation Electronic engineering Electronic design automation Hardware description languages
645	NeuFlow: Dataflow Vision Processing System-on-a-Chip Phi-Hung Pham∗ , Darko Jelaca∗ , Clement Farabet† , Berin Martini∗ , Yann LeCun† and Eugenio Culurciello∗ ∗ Purdue University, West Lafayette, Indiana Add to Reading List Source URL: yann.lecun.com Language: English - Date: 2012-05-23 14:15:19 Digital electronics Cell Direct memory access System on a chip Field-programmable gate array Embedded system Parallel computing Reconfigurable computing Electronic engineering Computer hardware Computer architecture
646	Class Schedule by Location Important Notice: 1. Class Schedule list below is as of Feb 12, [removed]Class dates are subject to change due to low enrollment. Please contact your local training representative if you have a Add to Reading List Source URL: www.xilinx.com Language: English - Date: 2015-02-15 08:00:08 Fabless semiconductor companies Digital electronics Reconfigurable computing Xilinx Field-programmable gate array CPU design Application-specific integrated circuit Microprocessor Electronic engineering Electronics Computer hardware
647	Uniform Execution Environment for Dynamic Reconfiguration T. Bapty, J. Scott, S. Neema, and J. Sztipanovits Vanderbilt University / Institute for Software Integrated Systems Department of Electrical and Computer Engineer Add to Reading List Source URL: www.isis.vanderbilt.edu Language: English - Date: 2008-06-18 14:29:50 Central processing unit Ring Field-programmable gate array Kernel Operating system Server Embedded system Reconfigurable computing Algorithm Computing System software Computer architecture
648	Microsoft Word - speedup10.doc Add to Reading List Source URL: www.bvsrc.org Language: English - Date: 2008-04-27 18:18:38 Digital electronics Electrical circuits Electronic design And-inverter graph Field-programmable gate array Static timing analysis Logic synthesis Propagation delay Retiming Electronic engineering Electronic design automation Formal methods
649	SEMINAR SEMINAR DISTINGUISHED LECTURE WEDNESDAY OCTOBER 24, Add to Reading List Source URL: www.ece.cmu.edu Language: English - Date: 2012-10-03 11:22:11 Electronics Parallel computing Reconfigurable computing Field-programmable gate array Multi-core processor Array Computing with Memory Electronic engineering Computing Computer architecture
650	Efficient FPGA Mapping using Priority Cuts Sungmin Cho Satrajit Chatterjee Alan Mishchenko Add to Reading List Source URL: www.bvsrc.org Language: English - Date: 2007-03-13 15:19:16 Electronic design automation Field-programmable gate array Formal methods Electronic design Logic synthesis Combinational logic Retiming Application-specific integrated circuit Lookup table Electronic engineering Electronics Digital electronics

UPDATE